


CMOS linear image sensors



S15611 **NEW** S15611W

40 MHz operation, digital output, compact and thin package (S15611W)

The S15611 and S15611W are CMOS linear image sensors that have achieved a readout speed of 40 MHz max. and a line rate of 34 kHz max. These image sensors have a timing generator, a bias generator, a 12-bit A/D converter, and are easy to handle because of its digital I/O. The S15611W employs a CSP (chip size package) structure, enabling a compact and thin design.

Features

- Pixel size: 7 μm × 200 μm
- 1024 pixels
- Effective photosensitive area length: 7.168 mm
- High-speed readout: 40 MHz max.
- Simultaneous integration of all pixels
- With variable integration time function (electronic shutter function)
- Single 3.3 V power supply operation
- SPI communication function (partial readout, offset adjustment)
- Built-in 12-bit A/D converter
- Package
 - S15611: Ceramic
 - S15611W: Borosilicate glass + Si substrate

Applications

- Encoders
- Position detection
- Machine vision

Structure

Parameter	S15611	S15611W NEW	Unit
Number of pixels		1024	-
Pixel pitch		7	μm
Pixel height		200	μm
Effective photosensitive area length		7.168	mm
Package	Ceramic	Borosilicate glass + Si substrate	-
Window material	Borosilicate glass		-

➤ Absolute maximum ratings

Parameter	Symbol	Condition	Value	Unit	
Supply voltage	Analog terminal	Vdd(A)	Ta=25 °C	-0.3 to +3.9	V
	Digital terminal	Vdd(D)	Ta=25 °C	-0.3 to +3.9	
Digital input terminal voltage*1	Vi	Ta=25 °C	-0.3 to +3.9	V	
Vref_cp1 terminal voltage	Vref_cp1	Ta=25 °C	-0.3 to +6.5	V	
Vref_cp2 terminal voltage	Vref_cp2	Ta=25 °C	-2.0 to +0.3	V	
Operating temperature	Topr	No dew condensation*2	-40 to +85	°C	
Storage temperature	Tstg	No dew condensation*2	-40 to +85	°C	
Soldering temperature*3	Tsol		260 (3 times)	°C	

*1: MOSI, SCLK, CS, RSTB, MCLK, MST

*2: When there is a temperature difference between a product and the surrounding area in high humidity environments, dew condensation may occur on the product surface. Dew condensation on the product may cause deterioration in characteristics and reliability.

*3: Reflow soldering

S15611: FJEDEC J-STD-020 MSL 4

S15611W: FJEDEC J-STD-020 MSL 2, see P17.

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.

➤ Recommended terminal voltage (Ta=25 °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	
Supply voltage	Analog terminal	Vdd(A)	3.15	3.3	3.6	V
	Digital terminal	Vdd(D)	3.15	3.3	3.6	
Digital input terminal voltage	Highlevel	Vi(H)	3	Vdd(D)	Vdd(D) + 0.25	V
	Lowlevel	Vi(L)	0	-	0.3	

➤ Electrical characteristics [Ta=25 °C, Vdd(A)=Vdd(D)=3.3 V]

Parameter	Symbol	Min.	Typ.	Max.	Unit	
Master clock pulse frequency	MCLK	5	-	40	MHz	
Data rate	DR	-	f(MCLK)	-	MHz	
Line rate*4	LR	-	-	34	kHz	
Digital output voltage	Highlevel	Vdo(H)	Vdd(D) - 0.25	Vdd(D)	-	V
	Lowlevel	Vdo(L)	-	0	0.25	
Current consumption*5	Ic	-	120	150	mA	

*4: When all pixels (1024 pixels) are read out

*5: f(MCLK)=40 MHz

Current consumption changes according to the master clock pulse frequency.

Electrical and optical characteristics [Ta=25 °C, Vdd(A)=Vdd(D)=3.3 V, f(MCLK)=40 MHz]

Parameter	Symbol	Min.	Typ.	Max.	Unit	
Spectral response range	λ		400 to 1000		nm	
Peak sensitivity wavelength	λ_p	-	700	-	nm	
Photosensitivity*6	S	-	0.38	-	A/W	
		-	3300	-	DN/nJ/cm ²	
Conversion efficiency	CE	-	50	-	$\mu\text{V}/e^-$	
Photoresponse nonuniformity*7	PRNU	-	± 5	± 10	%	
Dark output*8	S15611	VD	-	1.2	12	mV
			-	2.5	25	DN
	S15611W		-	3.6	36	mV
			-	7.5	75	DN
Saturation charge	Qsat	37	43	-	ke ⁻	
Saturation output	Vsat	1.47	1.71	-	V	
		3000	3500	-	DN	
Readout noise*9	Nread	-	0.63	1.9	mV rms	
		-	1.3	3.9	DN rms	
Dynamic range*10	Drange	-	2700	-	-	
Output offset*11	Voffset	0.122	0.244	0.366	V	
		250	500	750	DN	
Image lag*12	Lag	-	-	0.1	%	

*6: $\lambda=700$ nm

*7: Photoresponse nonuniformity (PRNU) is the output nonuniformity that occurs when the entire photosensitive area is uniformly illuminated by light which is 50% of the saturation exposure level. PRNU is measured using 1018 pixels excluding the 3 pixels at both ends, and is defined as follows:

$$\text{PRNU} = \Delta X / X \times 100 [\%]$$

X: average of the output of all pixels, ΔX : difference between the maximum or minimum output and X

*8: Ts=10 ms, difference from the offset output

*9: Dark state

*10: Vsat/Nread

*11: Initial value. The offset level can be changed through the SPI.

*12: If output of the previous frame exceeds the saturation output, it is the signal that remains in the next frame.



Electrical and optical characteristics [A/D converter, Ta=25 °C, Vdd(A)=Vdd(D)=3.3 V]

Parameter	Symbol	Value	Unit
Resolution	RESO	12	bit
Conversion time	tCON	1/f(MCLK)	s
Conversion voltage range	-	0 to 2	V

Spectral response (typical example)

S15611



S15611W





Quantum efficiency vs. wavelength (typical example)

S15611


S15611W




Spectral transmittance characteristics of window material (typical example)



Block diagram



Timing chart



KMPDC0819EB

Parameter	Symbol	Min.	Typ.	Max.	Unit
Master start pulse cycle ^{*13 *14}	t _{pi} (MST)	1162/f(MCLK)	-	-	s
Master start pulse high period	t _{hp} (MST)	167/f(MCLK)	-	-	s
Master start pulse low period ^{*15}	t _{lp} (MST)	64/f(MCLK)	-	-	s
Master start pulse rise/fall times	t _r (MST), t _f (MST)	-	5	7	ns
Master clock pulse duty	-	45	50	55	%
Master clock pulse rise/fall times	t _r (MCLK), t _f (MCLK)	-	5	7	ns


*13: When 1024 pixels are read out

*14: The period is (138 + N)/f(MCLK) when N pixels are read out.

*15: The integration time corresponds to the low period of the master start pulse + 43 cycles of MCLK. The integration time can be changed by changing the ratio of the high and low periods of master start pulse. If the first Pclk after the master start pulse goes high is assumed to be the first edge, the video signal output is started at the 148th falling edge of Pclk. Since the start of the video output is simultaneous with the rising edge of Sync, acquire the video signal in reference to Sync.

■ Description of operation

The integration time is determined by the low period of the master start pulse.




KMPDC0820EA

- ① The start of integration time is determined by the falling edge of the master start pulse.
 - ② The end of integration time is determined by the rising edge of the master start pulse.
 - ③ Video data is output after the the rising edge of the master start pulse. Video data is output in order from the first pixel.
- Note: Signal integration is possible even during video data output.

■ Operation example

Line rate=34 klines/s, master start pulse frequency=40 MHz, maximum integration time



KMPDC0821EA

- Master start pulse cycle= $1162/f(\text{MCLK})=29.05 \mu\text{s}$ (line rate is reciprocal of start pulse cycle)
- Master start pulse low period=Master start pulse cycle - Minimum period of master start pulse high period
 $=1162/f(\text{MCLK}) - 167/f(\text{MCLK})=1162/40 \text{ MHz} - 167/40 \text{ MHz}=995/40 \text{ MHz}=24.875 \mu\text{s}$
- Integration time=Master start pulse low period + Master clock pulse 43 cycles= $(995 + 43)/40 \text{ MHz}=25.95 \mu\text{s}$
 Sync rises approximately 3.7 μs after the rising edge of the master start pulse. Then the video output signal is output in order from the first pixel.

SPI (serial peripheral interface) address


Address (decimal)	Register	Initial value		Setting
		Binary	Decimal	
1	Mode[0]	0	0	Operation mode setting When Mode[0]=0: Normal mode When Mode[0]=1: Low power consumption mode
11	Win_S[10:8]	---- -000	0	Readout start pixel (11-bit) (Initial setting: 0)
12	Win_S[7:0]	0000 0000		
15	Win_W[10:8]	---- -100	1024	Number of readout pixels (11-bit) (Initial setting: 1024)
16	Win_W[7:0]	0000 0000		
18	SubsH[1:0]	---- --00	0	Number of skipped pixels (2-bit) (Initial setting: 0)
22	Offset[3:0]	---- 0111	7	Offset shift (4-bit) (Initial setting: 7)

Note: Be sure to set the addresses shown in the above table. Setting to the addresses not shown in the above table may cause malfunction.

■ Setting the partial readout region


The partial readout region can be specified at the pixel level. The line rate can be increased by reducing the number of readout pixels.

All-pixel readout mode example



Maximum line rate=34 kline/s

Partial readout mode example





Maximum line rate=100 kline/s

The readout region can be specified at the pixel level.

KMPDC0822EA

■ Setting the offset

The offset can be adjusted in 16 levels. The conversion range of the A/D converter can be used effectively by setting the appropriate offset.



The offset can be adjusted in 16 levels.

KMPDC0512EA


■ Low-power consumption mode

Power consumption can be lowered when the line rate is low. Electrical and optical characteristics besides current consumption are the same in normal mode and low-power consumption mode.

Operation explanation of low-power consumption mode


In low-power consumption mode, the operation of the readout circuit is stopped except during the video data readout period. Therefore, current consumption can be reduced when the line rate is low.

[When the line rate is high]




KMPDC1043EA

[When the line rate is low]



KMPDC1044EA


■ Line rate vs. current consumption (typical example)



KMPDB0696EA

Setting using SPI

Set the SPI using SCLK, CS, and MOSI. Setting RSTB to low level resets all parameters.



KMPDC1074EA


[Ta=25 °C, Vdd(A)=Vdd(D)=Vdd(C)=3.3 V]

Parameter	Symbol	Min.	Typ.	Max.	Unit
SPI clock pulse frequency	f(SCLK)	-	7.5	10	MHz
SPI setup time (CS)	tSET(CS)	7	-	-	ns
SPI hold time (CS)	tHOLD(CS)	7	-	-	ns
SPI setup time (MOSI)	tSET(MO)	7	-	-	ns
SPI hold time (MOSI)	tHOLD(MO)	7	-	-	ns
Digital input signal's rise time*16	tr(sigi)	-	5	7	ns
Digital input signal's fall time*16	tf(sigi)	-	5	7	ns

*16: Time for the input voltage to rise or fall between 10% and 90%

■ Setting example


Set Win_S[7:0]=8



KMPDC0840EA

Confirm SPI settings

You can check the current SPI settings in the following manner.



KMPDC1075EA


[Ta=25 °C, Vdd(A)=Vdd(D)=Vdd(C)=3.3 V]

Parameter	Symbol	Min.	Typ.	Max.	Unit
Output signal rise time*17	tr(sigo)	-	10	12	ns
Output signal fall time*17	tf(sigo)	-	10	12	ns
Output delay time between SCLK and MISO	tSMD	-	-	25	ns

*17: Time for the output voltage to rise or fall between 10% and 90% when the load capacitance of the output terminal is 10 pF

■ Check example


Check Win_S[7:0]=8



KMPDC0842EA

Dimensional outline (unit: mm)


S15611



- Tolerance unless otherwise noted: ±0.2
- *1: Distance from package edge to photosensitive area center
 - *2: Distance from package edge to photosensitive area edge
 - *3: Distance from glass surface to photosensitive surface
 - *4: Distance from package bottom to photosensitive surface
 - *5: Glass thickness


KMPDA0357EB

S15611W



- Tolerance unless otherwise noted: ±0.05
- *1: Distance from package edge to photosensitive area center
 - *2: Distance from package edge to photosensitive area edge
 - *3: Glass thickness
 - *4: Distance from package top to photosensitive surface
 - *5: Distance from package bottom to photosensitive surface
 - *6: Height of solder bump


[Enlarged view around index mark]



KMPDA0650EA


Recommended land pattern (unit: mm)

S15611



KMPDC0823EB


S15611W



KMPDC1078EA


Application circuit example

S15611



KMPDC0824EB

S15611W



KMPDC1079EB

Pin connections

S15611

Pin no.	Symbol	Description	I/O	Pin no.	Symbol	Description	I/O
1	Pclk	Pixel output sync signal	O	21	Vdd(A) ^{*20}	Analog supply voltage (3.3 V)	I
2	Sync	Frame sync signal	O	22	Vdd(A) ^{*20}	Analog supply voltage (3.3 V)	I
3	Dout11	Video output signal	O	23	Vdd(A) ^{*20}	Analog supply voltage (3.3 V)	I
4	Dout10	Video output signal	O	24	GND	Ground	-
5	Dout9	Video output signal	O	25	GND	Ground	-
6	Dout8	Video output signal	O	26	GND	Ground	-
7	Dout7	Video output signal	O	27	GND	Ground	-
8	Dout6	Video output signal	O	28	Vdd(D) ^{*20}	Digital supply voltage (3.3 V)	I
9	Dout5	Video output signal	O	29	Vdd(D) ^{*20}	Digital supply voltage (3.3 V)	I
10	Dout4	Video output signal	O	30	Vdd(D) ^{*20}	Digital supply voltage (3.3 V)	I
11	Dout3	Video output signal	O	31	NC ^{*18}	No connection	-
12	Dout2	Video output signal	O	32	Vref_cp1 ^{*19}	Bias voltage for charge pump circuit	O
13	Dout1	Video output signal	O	33	Vref_cp2 ^{*19}	Bias voltage for negative voltage circuit	O
14	Dout0	Video output signal	O	34	MISO	SPI output signal	O
15	NC ^{*18}	No connection	-	35	MST	Master start signal	I
16	NC ^{*18}	No connection	-	36	SCLK	SPI clock signal	I
17	GND	Ground	-	37	RSTB	SPI reset signal	I
18	Vdd(A)	Analog supply voltage (3.3 V)	I	38	CS	SPI selection signal	I
19	NC ^{*18}	No connection	-	39	MOSI	SPI input signal	I
20	Vref ^{*19}	Bias voltage	O	40	MCLK	Master clock signal	I

*18: Leave NC pins open; do not connect to GND.

*19: To reduce noise, insert a 1 μ F capacitor between each terminal and GND.

*20: To reduce noise, insert 1 μ F and 10 μ F capacitors between each terminal and GND.

S15611W


Pin no.	Symbol	Description	I/O	Pin no.	Symbol	Description	I/O
A1	GND	Ground	-	C1	Vdd(D) ^{*23}	Digital supply voltage (3.3 V)	I
A2	GND	Ground	-	C2	Pclk	Pixel output sync signal	O
A3	GND	Ground	-	C3	MST	Master start signal	I
A4	GND	Ground	-	C4	RSTB	SPI reset signal	I
A5	GND	Ground	-	C5	MOSI	SPI input signal	I
A6	GND	Ground	-	C6	Vdd(A) ^{*23}	Analog supply voltage (3.3 V)	I
A7	GND	Ground	-	C7	Vdd(A) ^{*23}	Analog supply voltage (3.3 V)	I
A8	GND	Ground	-	C8	D11	Video output signal	O
A9	GND	Ground	-	C9	D9	Video output signal	O
A10	GND	Ground	-	C10	D7	Video output signal	O
A11	GND	Ground	-	C11	D5	Video output signal	O
A12	GND	Ground	-	C12	D3	Video output signal	O
A13	GND	Ground	-	C13	D1	Video output signal	O
A14	GND	Ground	-	C14	D0	Video output signal	O
B1	Vdd(A) ^{*23}	Analog supply voltage (3.3 V)	I	D1	NC ^{*21}	No connection	-
B2	Vref_cp1 ^{*22}	Bias voltage for charge pump circuit	O	D2	Sync	Frame sync signal	O
B3	Vref_cp2 ^{*22}	Bias voltage for negative voltage circuit	O	D3	SCLK	SPI clock signal	I
B4	GND	Ground	-	D4	CS	SPI selection signal	I
B5	Vref ^{*22}	Bias voltage	O	D5	MISO	SPI output signal	O
B6	Vdd(A) ^{*23}	Analog supply voltage (3.3 V)	I	D6	Vdd(A) ^{*23}	Analog supply voltage (3.3 V)	I
B7	Vdd(A) ^{*23}	Analog supply voltage (3.3 V)	I	D7	Vdd(A) ^{*23}	Analog supply voltage (3.3 V)	I
B8	Vdd(D) ^{*23}	Digital supply voltage (3.3 V)	I	D8	MCLK	Master clock signal	I
B9	GND	Ground	-	D9	D10	Video output signal	O
B10	GND	Ground	-	D10	D8	Video output signal	O
B11	GND	Ground	-	D11	D6	Video output signal	O
B12	Vdd(A) ^{*23}	Analog supply voltage (3.3 V)	I	D12	D4	Video output signal	O
B13	GND	Ground	-	D13	D2	Video output signal	O
B14	Vdd(D) ^{*23}	Digital supply voltage (3.3 V)	I	D14	NC ^{*21}	No connection	-

*21: Leave NC pins open; do not connect to GND.

*22: To reduce noise, insert a 1 μ F capacitor between each terminal and GND.

*23: To reduce noise, insert 1 μ F and 10 μ F capacitors between each terminal and GND.

Recommended soldering conditions (typical example)



KMPDB0405EA

- These products support lead-free soldering. After unpacking, store it in an environment at a temperature of 30 °C or less and a humidity of 60% or less, and perform soldering within 72 hours (S15611)/1 year (S15611W).
- The effect that the product receives during reflow soldering varies depending on the circuit board and reflow oven that are used. When you set reflow soldering conditions, check that problems do not occur in the product by testing out the conditions in advance.
- For the S15611, the bonding portion between the ceramic base and the glass may discolor after reflow soldering, but this has no adverse effects on the hermetic sealing of the product.
- For the S15611W, underfill resin must be applied between the element and the mounting board after reflow soldering to maximize product reliability in customer assemblies.

Applying underfill resin alleviates the stress applied to solder bumps due to heat and vibration, significantly reducing the risk of failure in customer assemblies.

If underfill resin is not applied, the risk of failure in customer side's assemblies increases significantly; therefore, the use of underfill resin is strongly recommended.

Precautions

(1) Electrostatic countermeasures

These devices have a built-in protection circuit against static electrical charges. However, to prevent destroying the device with electrostatic charges, take countermeasures such as grounding yourself, the workbench, and tools to prevent static discharges. Also protect this device from surge voltages which might be caused by peripheral equipment.

(2) Input window

If dirt or dust adheres to the surface of the input window glass, the photoresponse uniformity will be compromised. When cleaning, avoid rubbing the window surface with dry cloth, dry cotton swab or the like, since doing so may generate static electricity. Use soft cloth, paper or a cotton swab, or the like moistened with alcohol to wipe off dust and stain. Then blow compressed air so that no stain remains.

(3) UV light irradiation

These products are not designed to resist characteristic deterioration under UV light irradiation. Do not apply UV light irradiation.

Related information

www.hamamatsu.com/sp/ssd/doc_en.html

■ Precautions

- Disclaimer
- Precautions / Image sensors
- Precautions / Surface mount type products

■ Catalog

- Technical note / CMOS linear image sensor

Information described in this material is current as of December 2025.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.