

S11963-01CR

Measures the distance to an object by TOF (Time-Of-Flight) method

The distance image sensors are designed to measure the distance to an object by TOF method. When used in combination with a pulse modulated light source, this sensor outputs phase difference information on the timing that the light is emitted and received. The sensor output signals are arithmetically processed by an external signal processing circuit or a PC to obtain distance data.

Features

- High-speed charge transfer structure
- Wide dynamic range, low noise by non-destructive readout
- Built-in column gain amplifier (gain: 1, 2 or 4 times)
- Operates with minimal detection errors even under fluctuating (charge drain function)
- Real-time distance measurement

Applications

- Obstacle detection (self-driving, robots, etc.)
- Security (intrusion detection, etc.)
- Shape recognition (logistics, robots, etc.)
- Motion capture

Structure

Parameter	Specification	Unit
Image size	4.8 × 3.6	mm
Pixel size	30 × 30	μm
Pixel pitch	30	μm
Number of pixels	168 × 128	pixels
Number of effective pixels	160 × 120	pixels
Package	44-pin PWB	-
Window material	AR-coated glass	-

Note: This product is not hermetically sealed.

Absolute maximum ratings

Parameter	Symbol	Condition	Value	Unit	
Analog supply voltage	Vdd(A)	Ta=25 °C	-0.3 to +6	V	
Digital supply voltage	Vdd(D)	Ta=25 °C	-0.3 to +6	V	
Analog input terminal voltage	Pixel reset	Vr	Ta=25 °C	-0.3 to Vdd(A) + 0.3	V
	Output offset	Vref			
	Column gain circuit	Vref2			
	Gain selection	sel0, sel1, sel2			
	Photosensitive area	Vpg			
Digital input terminal voltage	Frame reset pulse	reset	Ta=25 °C	-0.3 to Vdd(D) + 0.3	V
	Frame synchronous trigger pulse	vst			
	Line synchronous trigger pulse	hst			
	Pixel reset pulse	ext_res			
	Master clock pulse	mclk			
Charge transfer clock pulse voltage	VTX1, VTX2, VTX3	Ta=25 °C	-0.3 to Vdd(A) + 0.3	V	
Operating temperature	Topr	No dew condensation*1	-25 to +85	°C	
Storage temperature	Tstg	No dew condensation*1	-40 to +100	°C	
Reflow soldering conditions*2	Tsol		260 °C max. 2 times (see P.10)	-	

*1: When there is a temperature difference between a product and the surrounding area in high humidity environment, dew condensation may occur on the product surface. Dew condensation on the product may cause deterioration in characteristics and reliability.

*2: JEDEC level 3

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.

Recommended terminal voltage (Ta=25 °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	
Analog supply voltage	Vdd(A)	4.75	5	5.25	V	
Digital supply voltage	Vdd(D)	4.75	5	5.25	V	
Bias voltage	Pixel reset	Vr	3.7	3.9	4.1	V
	Output offset	Vref	2.3	2.5	2.7	V
	Column gain amplifier	Vref2	2.5	2.7	2.9	V
	Photosensitive area	Vpg	0.8	1.0	1.2	V
Frame reset pulse voltage	High level	reset	$V_{dd}(D) \times 0.8$	-	-	V
	Low level		-	-	$V_{dd}(D) \times 0.2$	
Frame synchronous trigger pulse voltage	High level	vst	$V_{dd}(D) \times 0.8$	-	-	V
	Low level		-	-	$V_{dd}(D) \times 0.2$	
Line synchronous trigger pulse voltage	High level	hst	$V_{dd}(D) \times 0.8$	-	-	V
	Low level		-	-	$V_{dd}(D) \times 0.2$	
Master clock pulse voltage	High level	mclk	$V_{dd}(D) \times 0.8$	-	-	V
	Low level		-	-	$V_{dd}(D) \times 0.2$	
Pixel reset pulse voltage	High level	ext_res	$V_{dd}(D) \times 0.8$	-	-	V
	Low level		-	-	$V_{dd}(D) \times 0.2$	
Output signal effective period pulse voltage	High level	oe	$V_{dd}(D) \times 0.8$	-	-	V
	Low level		-	-	$V_{dd}(D) \times 0.2$	
Output signal synchronous pulse voltage	High level	dclk	$V_{dd}(D) \times 0.8$	-	-	V
	Low level		-	-	$V_{dd}(D) \times 0.2$	
Non-readout period pulse voltage	High level	dis_read	$V_{dd}(D) \times 0.8$	-	-	V
	Low level		-	-	$V_{dd}(D) \times 0.2$	
Gain selection terminal voltage	High level	sel0, sel1, sel2	$V_{dd}(D) \times 0.8$	-	-	V
	Low level		-	-	$V_{dd}(D) \times 0.2$	

Electrical characteristics [Ta=25 °C, Vdd(A)=Vdd(D)=5 V]

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Clock pulse frequency	f(mclk)		1 M	-	10 M	Hz
Video data rate	DR		-	f(mclk)	-	Hz
Current consumption	Ic	Dark state	-	15	30	mA

Electrical and optical characteristics

[Ta=25 °C, Vdd(A)=Vdd(D)=5 V, Vref2=2.7 V, Vref=2.5 V, Vr=3.9 V, MCLK=10 MHz, Gain: 1 time]

Parameter	Symbol	Min.	Typ.	Max.	Unit
Spectral response range	λ	400 to 1100			nm
Peak sensitivity wavelength	λ_p	-	800	-	nm
Photosensitivity*3	S	3.0×10^{12}	6.0×10^{12}	1.2×10^{13}	V/W·s
Dark output	Vd	-	1	10	V/s
Random noise	RN	-	0.5	1	mV rms
Dark output voltage*4	Vor	2.6	-	4.3	V
Saturation output voltage	Vsat	1.3	-	2.7	V
Sensitivity ratio*5	SR	0.7	-	1.43	-
Photoresponse nonuniformity*6	PRNU	-	-	± 10	%
Number of defective pixels	-	-	-	19	-

*3: Monochromatic wavelength source ($\lambda=805$ nm)

*4: Output voltage right after reset in dark state


*5: Sensitivity ratio of Vout1 (VTX1=3 V, VTX2=VTX3=0 V) and Vout2 (VTX2=3 V, VTX1=VTX3=0 V)

*6: Photoresponse nonuniformity (PRNU) is the output nonuniformity that occurs when the entire photosensitive area is uniformly illuminated by white light which is approx. 50% of the saturation level. PRNU is measured using the pixels excluding the pixels of the 4 outermost lines and defective pixels, and is defined as follows:

$$PRNU = \frac{\Delta X}{X} \times 100 (\%)$$


X: average output of all pixels, ΔX : standard deviation of pixel output

Spectral response




KMPDB0375EB

Block diagram



KMPDC0443ED



Basic connection example





KMPDC0486EA

Timing chart

■ Frame timing



KMPDC0444EB



KMPDC0445EA

❏ Calculation method of frame rate

$$\begin{aligned} \text{Frame rate} &= 1 / (\text{Time per frame}) \\ &= 1 / (\text{Integration time} + \text{Readout time}) \end{aligned}$$

Integration time:

It is necessary to be changed by the required distance accuracy and usage environment factors such as fluctuating background light.

$$\begin{aligned} \text{Readout time} &= \frac{1}{\text{Clock pulse frequency}} \times \text{Horizontal timing clock} \times \text{Number of vertical pixels} \\ &= \text{Time per clock (Readout time per pixel)} \times \text{Horizontal timing clocks} \times \text{Number of vertical pixels} \end{aligned}$$

Calculation example of readout time (clock pulse frequency: 5 MHz, horizontal timing clocks: 208, number of vertical pixels: 128)


$$\begin{aligned} \text{Readout time} &= \frac{1}{5 \times 10^6 [\text{Hz}]} \times 208 \times 128 \\ &= 200 [\text{ns}] \times 208 \times 128 \\ &= 5.324 [\text{ms}] \end{aligned}$$

When operating in non-destructive readout mode:

$$\text{Time per frame} = \text{Integration time} + (\text{Readout time} \times \text{Non-destructive readout count})$$

It is possible to read out only the signal level without reading out the rest level signal. However, noise will increase because the pixel reset noise cannot be removed. Sensitivity variations in the photosensitive area will also increase because the fixed pattern noise in each pixel cannot be removed either.

■ Horizontal timing



KMPDC0447EA

Parameter	Symbol	Min.	Typ.	Max.	Unit
Master clock pulse duty ratio	-	45	50	55	%
Master clock pulse rise and fall times	tr(mclk), tf(mclk)	0	-	20	ns
Frame reset pulse rise and fall times	tr(reset), tf(reset)	0	-	20	ns
Frame synchronous trigger pulse rise and fall times	tr(vst), tf(vst)	0	-	20	ns
Line synchronous trigger pulse rise and fall times	tr(hst), tf(hst)	0	-	20	ns
Pixel reset pulse high period	thp(ext_res)	10	-	-	μs
Pixel reset pulse rise and fall times	tr(ext_res), tf(ext_res)	0	-	20	ns
Time from falling edge of master clock pulse to rising edge of pixel reset pulse	t1	$1/4 \times 1/f(\text{mclk})$	-	-	s
Time from rising edge of pixel reset pulse to falling edge of frame reset pulse	t2	0	-	-	s
Time from falling edge of pixel reset pulse to falling edge of master clock pulse	t3	$1/4 \times 1/f(\text{mclk})$	-	-	s
Time from falling edge of master clock pulse to rising edge of frame reset pulse	t4	$1/4 \times 1/f(\text{mclk})$	-	$1/2 \times 1/f(\text{mclk})$	s
Time from rising edge of frame reset pulse to falling edge of master clock pulse	t5	$1/4 \times 1/f(\text{mclk})$	-	$1/2 \times 1/f(\text{mclk})$	s
Time from falling edge of master clock pulse to falling edge of frame reset pulse	t6	$1/4 \times 1/f(\text{mclk})$	-	$1/2 \times 1/f(\text{mclk})$	s
Time from falling edge of frame reset pulse to falling edge of master clock pulse	t7	$1/4 \times 1/f(\text{mclk})$	-	$1/2 \times 1/f(\text{mclk})$	s
Time from falling edge of master clock pulse to rising edge of frame synchronous trigger pulse	t8	$1/4 \times 1/f(\text{mclk})$	-	$1/2 \times 1/f(\text{mclk})$	s
Time from rising edge of frame synchronous trigger pulse to falling edge of master clock pulse	t9	$1/4 \times 1/f(\text{mclk})$	-	$1/2 \times 1/f(\text{mclk})$	s
Time from falling edge of master clock pulse to falling edge of frame synchronous trigger pulse	t10	$1/4 \times 1/f(\text{mclk})$	-	$1/2 \times 1/f(\text{mclk})$	s
Time from falling edge of frame synchronous trigger pulse to falling edge of master clock pulse	t11	$1/4 \times 1/f(\text{mclk})$	-	$1/2 \times 1/f(\text{mclk})$	s
Time from rising edge of master clock pulse to rising edge of line synchronous trigger pulse	t12	$1/4 \times 1/f(\text{mclk})$	-	$1/2 \times 1/f(\text{mclk})$	s
Time from rising edge of line synchronous trigger pulse to rising edge of master clock pulse	t13	$1/4 \times 1/f(\text{mclk})$	-	$1/2 \times 1/f(\text{mclk})$	s
Time from rising edge of master clock pulse to falling edge of line synchronous trigger pulse	t14	$1/4 \times 1/f(\text{mclk})$	-	$1/2 \times 1/f(\text{mclk})$	s
Time from falling edge of line synchronous trigger pulse to rising edge of master clock pulse	t15	$1/4 \times 1/f(\text{mclk})$	-	$1/2 \times 1/f(\text{mclk})$	s
Reset level readout time	t16	$\{208/f(\text{mclk}) + t20\} \times 128 + \text{thp}(\text{ext_res}) + t3$	-	-	s
Integration time	t17	-	10	-	ms
Integration signal readout time	t18	$\{208/f(\text{mclk}) + t20\} \times 128 + \{1/2 \times 1/f(\text{mclk})\}$	-	-	s
Time from falling edge of line synchronous pulse (last pulse) to "VTX enable period=on"	t19	0			s
Time from "VTX enable period=off" to falling edge of frame reset pulse	t20	0			s
Time from rising edge of master clock pulse (after reading from all pixels) to rising edge of master clock pulse (hst: High period)	t21	$10/f(\text{mclk})$			s
Time from falling edge of master clock pulse to rising edge of output signal synchronous pulse*7	td(dclk)	0	25	50	ns
Rise time of output signal synchronous pulse output voltage (10 to 90%)*7	tf(dclk)	-	20	40	ns
Fall time of output signal synchronous pulse output voltage (10 to 90%)*7	tf(dclk)	-	20	40	ns

Parameter	Symbol	Min.	Typ.	Max.	Unit
Time from rising edge of master clock pulse to rising edge of output signal effective period pulse*7	td(oe)	0	25	50	ns
Output signal effective period pulse rise time (10 to 90%)*7	tr(oe)	-	20	40	ns
Output signal effective period pulse fall time (10 to 90%)*7	tf(oe)	-	20	40	ns
Settling time of output signal 1, 2 (10 to 90%)*7 *8	tr(Vout), tf(Vout)	-	35	70	ns
Time from rising edge of master clock pulse to output signal 1, 2 (output 50%)*7	td(Vout)	-	40	80	ns
Charge transfer clock pulse interval	tpi(VTX)	60	-	-	ns
Charge transfer clock pulse (VTX1) high period	thp(VTX1)	30	-	-	ns
Charge transfer clock pulse (VTX1) low period	tlp(VTX1)	-	tpi(VTX) - thp(VTX2) - thp(VTX3)	-	ns
Charge transfer clock pulse (VTX2) high period	thp(VTX2)	30	-	-	ns
Charge transfer clock pulse (VTX2) low period	tlp(VTX2)	-	tpi(VTX) - thp(VTX1) - thp(VTX3)	-	ns
Charge transfer clock pulse (VTX3) high period	thp(VTX3)	0	-	-	ns
Charge transfer clock pulse (VTX3) low period	tlp(VTX3)	-	tpi(VTX)- thp(VTX1)- thp(VTX2)	-	ns
Charge transfer clock pulse voltage rise time	tr(VTX)	-	3	-	ns
Charge transfer clock pulse voltage fall time	tf(VTX)	-	3	-	ns
Charge transfer clock pulse voltage	High level Low level	VTX1, VTX2, VTX3	- 0	- -	V
Time from rising edge of line synchronous trigger pulse to rising edge of non-readout period pulse*7	td(dis_read)	-	25	50	ns
Non-readout period pulse rise time (10 to 90%)*7	tr(dis_read)	-	20	40	ns
Non-readout period pulse fall time (10 to 90%)*7	tf(dis_read)	-	20	40	ns


*7: CL=3 pF

*8: Output voltage=0.1 V


Input terminal capacitance (Ta=25 °C, Vdd=5 V)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Charge transfer clock pulse internal load capacitance	CLTX	-	40	-	pF

Dimensional outline (unit: mm)



Recommended land pattern (unit: mm)



Tolerance unless otherwise noted: ±0.2, ±2°

KMPDA0300ED

Pin connections

Pin no.	Symbol	I/O	Description
1	GND	I	Ground
2	Vdd(A)	I	Analog supply voltage
3	GND	I	Ground
4	dis_read	O	Non-readout period pulse
5	ext_res	I	Pixel reset pulse
6	reset	I	Frame reset pulse
7	vst	I	Frame synchronous trigger pulse
8	oe	O	Output signal effective period pulse
9	hst	I	Line synchronous trigger pulse
10	mclk	I	Master clock pulse
11	dclk	O	Output signal synchronous pulse
12	GND	I	Ground
13	Vdd(D)	I	Digital supply voltage
14	NC	-	No connection
15	NC	-	No connection
16	GND	I	Ground
17	GND	I	Ground
18	GND	I	Ground
19	GND	I	Ground
20	Vdd(D)	I	Digital supply voltage
21	NC	-	No connection
22	NC	-	No connection
23	GND	I	Ground
24	Vdd(A)	I	Analog supply voltage
25	Vout2	O	Output signal 2
26	Vout1	O	Output signal 1
27	Vref	I	Bias voltage (output offset)
28	Vr	I	Bias voltage (pixel reset)
29	Vref2	I	Bias voltage (column gain circuit)
30	Vpg	I	Bias voltage (photosensitive area)
31	GND	I	Ground
32	Vdd(A)	I	Analog supply voltage
33	sel0	I	Gain selection
34	sel1	I	Gain selection
35	sel2	I	Gain selection
36	Vdd_tx	I	Supply voltage for internal driver circuit of charge transfer clock pulse
37	GND	I	Ground
38	GND	I	Ground
39	GND	I	Ground
40	GND	I	Ground
41	VTX3	I	Charge transfer clock pulse 3
42	VTX2	I	Charge transfer clock pulse 2
43	VTX1	I	Charge transfer clock pulse 1
44	Vdd_tx	I	Supply voltage for internal driver circuit of charge transfer clock pulse


Note: Leave "NC" terminals open and do not connect them to GND.

Connect impedance converging buffer amplifiers to Vout1/Vout2 so as to minimize the current flow.

Gain setting

Gain	sel0	sel1	sel2
1	H	H	H
2	H	L	L
4	L	H	L

Measured example of temperature profile with hot-air reflow oven for product testing



KMPDB0381EA

- This product supports lead-free soldering. After unpacking, store it in an environment at a temperature of 30 °C or less and a humidity of 60% or less, and perform soldering within 168 hours.
- The effect that the product receives during reflow soldering varies depending on the circuit board and reflow oven that are used. Before actual reflow soldering, check for any problems by testing out the reflow soldering methods in advance.

Related information

www.hamamatsu.com/sp/ssd/doc_en.html

Precautions

- Disclaimer
- Surface mount type products
- Image sensors

Information described in this material is current as of February, 2016.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.

HAMAMATSU

www.hamamatsu.com

HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81) 53-434-3311, Fax: (81) 53-434-5184

U.S.A.: Hamamatsu Corporation: 360 Foothill Road, Bridgewater, N.J. 08807, U.S.A., Telephone: (1) 908-231-0960, Fax: (1) 908-231-1218

Germany: Hamamatsu Photonics Deutschland GmbH: Arzbergerstr. 10, D-82211 Herrsching am Ammersee, Germany, Telephone: (49) 8152-375-0, Fax: (49) 8152-265-8

France: Hamamatsu Photonics France S.A.R.L.: 19, Rue du Saule Trapu, Parc du Moulin de Massy, 91882 Massy Cedex, France, Telephone: 33-(1) 69 53 71 00, Fax: 33-(1) 69 53 71 10

United Kingdom: Hamamatsu Photonics UK Limited: 2 Howard Court, 10 Tewin Road, Welwyn Garden City, Hertfordshire AL7 1BW, United Kingdom, Telephone: (44) 1707-294888, Fax: (44) 1707-325777

North Europe: Hamamatsu Photonics Norden AB: Torshamnsgatan 35 16440 Kista, Sweden, Telephone: (46) 8-509-031-00, Fax: (46) 8-509-031-01

Italy: Hamamatsu Photonics Italia S.r.l.: Strada della Moia, 1 int. 6, 20020 Arese (Milano), Italy, Telephone: (39) 02-93581733, Fax: (39) 02-93581741

China: Hamamatsu Photonics (China) Co., Ltd.: B1201, Jiaming Center, No.27 Dongsanhuan Beilu, Chaoyang District, Beijing 100020, China, Telephone: (86) 10-6586-6006, Fax: (86) 10-6586-2866