

# **CCD** image sensors



S11071/S10420-01 series

# Improved etaloning characteristics, High-speed type and low noise type available

The S11071/S10420-01 series are back-thinned CCD image sensors designed for spectrometers. Two types consisting of a high-speed type (S11071 series) and low noise type (S10420-01 series) are available with improved etaloning characteristics. The S11071/S10420-01 series offer nearly flat spectral response characteristics with high quantum efficiency from the UV to near infrared region.

#### Features

- **■** Improved etaloning characteristics
- High sensitivity over a wide spectral range and nearly flat spectral response characteristics
- High CCD node sensitivity: 8 μV/e<sup>-</sup> (S11071 series) 6.5 μV/e<sup>-</sup> (S10420-01 series)
- High full well capacity and wide dynamic range (with anti-blooming function)
- **Pixel size: 14 × 14 μm**

### Applications

Spectrometers, etc.


### **Selection guide**

| Type no.       | Number of total pixels | Number of effective pixels | Image size<br>[mm (H) × mm (V)] | Readout speed<br>max.<br>(MHz) | Suitable<br>driver circuit |
|----------------|------------------------|----------------------------|---------------------------------|--------------------------------|----------------------------|
| S11071-1004    | 1044 × 22              | 1024 × 16                  | 14.336 × 0.224                  |                                |                            |
| S11071-1006    | 1044 × 70              | 1024 × 64                  | 14.336 × 0.896                  | 10                             | C11288                     |
| S11071-1104    | 2068 × 22              | 2048 × 16                  | 28.672 × 0.224                  | 10                             | C11200                     |
| S11071-1106    | 2068 × 70              | 2048 × 64                  | 28.672 × 0.896                  |                                |                            |
| S10420-1004-01 | 1044 × 22              | 1024 × 16                  | 14.336 × 0.224                  |                                |                            |
| S10420-1006-01 | 1044 × 70              | 1024 × 64                  | 14.336 × 0.896                  | 0.5                            | C11287                     |
| S10420-1104-01 | 2068 × 22              | 2048 × 16                  | 28.672 × 0.224                  |                                | C1120/                     |
| S10420-1106-01 | 2068 × 70              | 2048 × 64                  | 28.672 × 0.896                  |                                |                            |

### Improved etaloning characteristics

Etaloning is an interference phenomenon that occurs when the light incident on a CCD repeatedly reflects between the front and back surfaces of the CCD while being attenuated, and causes alternately high and low sensitivity. When long-wavelength light enters a backthinned CCD, etaloning occurs due to the relationship between the silicon substrate thickness and the absorption length. The S11071/ S10420-01 series back-thinned CCDs have achieved a significant improvement in etaloning by using a unique structure that is unlikely to cause interference.

### **□** Etaloning characteristics (typical example)



KMPDB0284EB

#### **Structure**

| Parameter              | S11071 series                    | S10420-01 series                 |  |  |  |  |
|------------------------|----------------------------------|----------------------------------|--|--|--|--|
| Pixel size (H × V)     | 14 × 1                           | 14 μm                            |  |  |  |  |
| Vertical clock phase   | 2-phase                          |                                  |  |  |  |  |
| Horizontal clock phase | 4-phase                          |                                  |  |  |  |  |
| Output circuit         | Two-stage MOSFET source follower | One-stage MOSFET source follower |  |  |  |  |
| Package                | 24-pin ceramic DIP (refe         | r to dimensional outline)        |  |  |  |  |
| Window material*1      | Quartz glass*2                   |                                  |  |  |  |  |
| Cooling                | Non-cooled                       |                                  |  |  |  |  |

<sup>\*1:</sup> Temporary window type (ex: S11071-1106N, S10420-1106N-01) is available upon request.

### **♣** Absolute maximum ratings (Ta=25 °C)

| Parameter                               |                               | Symbol                   | Min. | Тур. | Max. | Unit |
|---|-------------------------------|--------------------------|------|------|------|------|
| Operating temperature                   | :3                            | Topr                     | -50  | -    | +50  | °C   |
| Storage temperature                     |                               | Tstg                     | -50  | -    | +70  | °C   |
| Output transistor                       | S11071 series                 | VOD                      | -0.5 | -    | +25  | V    |
| drain voltage                           | S10420-01 series              | VOD                      | -0.5 | -    | +30  | V    |
| Reset drain voltage                     |                               | VRD                      | -0.5 | -    | +18  | V    |
| Output amplifier return                 | voltage                       | Vret                     | -0.5 | -    | +18  | V    |
| Overflow drain voltage                  |                               | VOFD                     | -0.5 | -    | +18  | V    |
| Vertical input source vo                | Vertical input source voltage |                          | -0.5 | -    | +18  | V    |
| Horizontal input source voltage         |                               | VISH                     | -0.5 | -    | +18  | V    |
| Overflow gate voltage                   |                               | VOFG                     | -10  | -    | +15  | V    |
| Vertical input gate volta               | ige                           | VIG1V, VIG2V             | -10  | -    | +15  | V    |
| Horizontal input gate                   | voltage                       | VIG1H, VIG2H             | -10  | -    | +15  | V    |
| Summing gate voltage                    |                               | VSG                      | -10  | -    | +15  | V    |
| Output gate voltage                     |                               | VOG                      | -10  | -    | +15  | V    |
| Reset gate voltage                      | Reset gate voltage            |                          | -10  | -    | +15  | V    |
| Transfer gate voltage                   |                               | VTG                      | -10  | -    | +15  | V    |
| Vertical shift register clock voltage   |                               | VP1V, VP2V               | -10  | -    | +15  | V    |
| Horizontal shift register clock voltage |                               | VP1H, VP2H<br>VP3H, VP4H | -10  | -    | +15  | V    |

<sup>\*3:</sup> Package temperature

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.

### **□** Operating conditions (MPP mode, Ta=25 °C)

| Parameter                             |   |          | Symbol                       | S1   | 1071 ser | ies  | S10420-01 series |      |       | Unit |
|---------------------------------------|---|----------|------------------------------|------|----------|------|------------------|------|-------|------|
|                                       |   | Syllibol | Min.                         | Тур. | Max.     | Min. | Тур.             | Max. | Offic |      |
| Output transistor dr                  | ain voltage                             |          | VOD                          | 12   | 15       | 18   | 23               | 24   | 25    | V    |
| Reset drain voltage                   |   |          | VRD                          | 14   | 15       | 16   | 11               | 12   | 13    | V    |
| Overflow drain volta                  | ige                                     |          | VOFD                         | 11   | 12       | 13   | 11               | 12   | 13    | V    |
| Overflow gate voltage                 | ge                                      |          | VOFG                         | 0    | 13       | 14   | 0                | 12   | 13    | V    |
| Output gate voltage                   | }                                       |          | VOG                          | 4    | 5        | 6    | 4                | 5    | 6     | V    |
| Substrate voltage                     |   |          | VSS                          | -    | 0        | -    | -                | 0    | -     | V    |
| Output amplifier ret                  | urn voltage*4                           |          | Vret                         | -    | 1        | 2    |                  |      |       | V    |
|                                       | Input source                            |          | VISV, VISH                   | -    | VRD      | -    | -                | VRD  | -     | V    |
| Test point                            | Vertical input gate                     |          | VIG1V, VIG2V                 | -9   | -8       | -    | -9               | -8   | -     | V    |
|                                       | Horizontal input gate                   |          | VIG1H, VIG2H                 | -9   | -8       | -    | -9               | -8   | -     | V    |
| Vertical shift register clock voltage |   | High     | VP1VH, VP2VH                 | 4    | 6        | 8    | 4                | 6    | 8     |      |
| verticai siiiit registe               | r clock voltage                         | Low      | VP1VL, VP2VL                 | -9   | -8       | -7   | -9               | -8   | -7    | V    |
| _                                     |   | High     | VP1HH, VP2HH<br>VP3HH, VP4HH | 4    | 6        | 8    | 4                | 6    | 8     | V    |
| Horizontal Shirt regis                | Horizontal shift register clock voltage |          | VP1HL, VP2HL<br>VP3HL, VP4HL | -6   | -5       | -4   | -6               | -5   | -4    | V    |
| Cumming gate volta                    |   | High     | VSGH                         | 4    | 6        | 8    | 4                | 6    | 8     | V    |
| Summing gate voltage                  |   | Low      | VSGL                         | -6   | -5       | -4   | -6               | -5   | -4    | V    |
| Reset gate voltage High Low           |   | High     | VRGH                         | 4    | 6        | 8    | 4                | 6    | 8     | V    |
|                                       |   | Low      | VRGL                         | -6   | -5       | -4   | -6               | -5   | -4    | V    |
| Transfer gate voltage High Low        |   | High     | VTGH                         | 4    | 6        | 8    | 4                | 6    | 8     | V    |
|                                       |   | Low      | VTGL                         | -9   | -8       | -7   | -9               | -8   | -7    | v    |
| External load resista                 | nce                                     |          | RL                           | 2.0  | 2.2      | 2.4  | 90               | 100  | 110   | kΩ   |

<sup>\*4:</sup> Output amplifier return voltage is a positive voltage with respect to Substrate voltage, but the current flows in the direction of flow out of the sensor.

<sup>\*2:</sup> Resin sealing

### **■** Electrical characteristics (Ta=25 °C)

| Parameter                    |                       | Cumbal      | S11071 series |         |      | S10     | Unit    |       |     |
|------------------------------|-----------------------|-------------|---------------|---------|------|---------|---------|-------|-----|
| Parall                       | Symbol                | Min.        | Тур.          | Max.    | Min. | Тур.    | Max.    | Ullit |     |
| Signal output frequency*5    |                       | fc          | -             | 5       | 10   | -       | 0.25    | 0.5   | MHz |
|                              | -1004(-01)            |             | -             | 200     | -    | -       | 200     | -     |     |
| Vertical shift register      | -1006(-01)            | CD414 CD214 | -             | 600     | -    | -       | 600     | -     | nE  |
| capacitance                  | -1104(-01)            | CP1V, CP2V  | -             | 400     | -    | -       | 400     | -     | pF  |
|                              | -1106(-01)            |             | -             | 1200    | -    | -       | 1200    | -     |     |
| Horizontal shift register    | -1004(-01)/-1006(-01) | Ср1н, Ср2н  | -             | 80      | -    | -       | 80      | -     | nE  |
| capacitance                  | -1104(-01)/-1106(-01) | СРЗН, СР4Н  | -             | 160     | -    | -       | 160     | -     | pF  |
| Summing gate capacitance     |                       | Csg         | -             | 10      | -    | -       | 10      | -     | pF  |
| Reset gate capacitance       |                       | Crg         | -             | 10      | -    | -       | 10      | -     | pF  |
| Transfer gate canacitance    | -1004(-01)/-1006(-01) | Стс         | -             | 30      | -    | -       | 30      | -     | pF  |
| Transfer gate capacitance    | -1104(-01)/-1106(-01) | CIG         | -             | 60      | -    | -       | 60      | -     |     |
| Charge transfer efficiency*6 |                       | CTE         | 0.99995       | 0.99999 | -    | 0.99995 | 0.99999 | -     | -   |
| DC output level*5            |                       | Vout        | 7             | 8       | 9    | 17      | 18      | 19    | V   |
| Output impedance*5           |                       | Zo          | -             | 0.3     | -    | -       | 10      | -     | kΩ  |
| Power consumption*5 *7       |                       | Р           | -             | 75      | -    | -       | 4       | -     | mW  |

<sup>\*5:</sup> The values depend on the load resistance. (S11071 series: VOD=15 V,  $RL=2.2 \text{ k}\Omega$ , S10420-01 series: VOD=24 V,  $RL=100 \text{ k}\Omega$ )

### **■** Electrical and optical characteristics (Ta=25 °C, unless otherwise noted)

| Parameter                 |                    | Cymbol | S    | 11071 seri     | es   | S10   | Unit           |      |            |  |
|---------------------------|--------------------|--------|------|----------------|------|-------|----------------|------|------------|--|
| Palali                    | ietei              | Symbol | Min. | Тур.           | Max. | Min.  | Тур.           | Max. | UTIL       |  |
| Saturation output voltage |                    | Vsat   | -    | $Fw \times Sv$ | -    | -     | Fw × Sv        | -    | V          |  |
| Full well capacity        | Vertical           | Fw     | 50   | 60             | -    | 50    | 60             | -    | ke-        |  |
| Full well capacity        | Horizontal         | rw [   | 150  | 200            | -    | 250   | 300            | -    |            |  |
| CCD node sensitivity*8    |                    | Sv     | 7    | 8              | 9    | 5.5   | 6.5            | 7.5  | μV/e⁻      |  |
| Dark current*9            |                    | DS     | -    | 50             | 500  | -     | 50             | 500  | e-/pixel/s |  |
| Readout noise*10          |                    | Nr     | -    | 23             | 28   | -     | 6              | 15   | e- rms     |  |
| Dynamic range*11          | Line binning       | DR     | 6520 | 8700           | -    | 41700 | 50000          | -    | -          |  |
| Spectral response range   |                    | λ      | -    | 200 to<br>1100 | -    | -     | 200 to<br>1100 | -    | nm         |  |
| Photoresponse nonuniform  | ity* <sup>12</sup> | PRNU   | -    | ±3             | ±10  | -     | ±3             | ±10  | %          |  |

<sup>\*8:</sup> The values depend on the load resistance. (S11071 series: VOD=15 V, RL=2.2 k $\Omega$ , S10420-01 series: VOD=24 V, RL=100 k $\Omega$ ) \*9: Dark current is reduced to half for every 5 to 7 °C decrease in temperature.

Fixed pattern noise (peak to peak) Photoresponse nonuniformity = × 100 [%] Signal



<sup>\*6:</sup> Charge transfer efficiency per pixel, measured at half of the full well capacity


<sup>\*7:</sup> Power consumption of the on-chip amplifier plus load resistance

<sup>\*10:</sup> S11071 series (temperature: 25 °C): fc=2 MHz, S10420-01 series (temperature: -40 °C): fc=20 kHz

<sup>\*11:</sup> Dynamic range = Full well capacity / Readout noise


<sup>\*12:</sup> Measured at one-half of the saturation output (full well capacity) using LED light (peak emission wavelength: 660 nm)

### Spectral response (without window)\*13




\*13: Spectral response with quartz glass is decreased according to the spectral transmittance characteristic of window material.

### - Spectral transmittance characteristic of window material



#### KMPDB0303EB


### **Dark current vs. temperature**



KMPDB0304EA

### Device structure (conceptual drawing of top view in dimensional outline)


### S11071 series



Note: When viewed from the direction of the incident light, the horizontal shift register is covered with a thick silicon layer (dead layer). However, long-wavelength light passes through the silicon dead layer and may possibly be detected by the horizontal shift register. To prevent this, provide light shield on that area as needed.

KMPDC0343EB


#### S10420-01 series



Note: When viewed from the direction of the incident light, the horizontal shift register is covered with a thick silicon layer (dead layer). However, long-wavelength light passes through the silicon dead layer and may possibly be detected by the horizontal shift register. To prevent this, provide light shield on that area as needed.



### Timing chart (line binning)




KMPDC0270ED


| Parameter          |                        | Cumbal     | S11071 series |      | S10420-01 series |      |      | Unit |       |
|--------------------|------------------------|------------|---------------|------|------------------|------|------|------|-------|
|                    |                        | Symbol     | Min.          | Тур. | Max.             | Min. | Тур. | Max. | Offic |
| P1V, P2V, TG       | Pulse width*14         | Tpwv       | 1             | 8    | -                | 6    | 8    | -    | μs    |
| P1V, P2V, 1G       | Rise and fall times*14 | Tprv, Tpfv | 20            | -    | -                | 20   | -    | -    | ns    |
|                    | Pulse width*14         | Tpwh       | 50            | 100  | -                | 1000 | 2000 | -    | ns    |
| חזע עכם עכם אום    | Rise and fall times*14 | Tprh, Tpfh | 10            | -    | -                | 10   | -    | -    | ns    |
| P1H, P2H, P3H, P4H | Pulse overlap time     | Tovrh      | 25            | 50   | -                | 500  | 1000 | -    | ns    |
|                    | Duty ratio*14          | -          | 40            | 50   | 60               | 40   | 50   | 60   | %     |
|                    | Pulse width*14         | Tpws       | 50            | 100  | -                | 1000 | 2000 | -    | ns    |
| CC                 | Rise and fall times*14 | Tprs, Tpfs | 10            | -    | -                | 10   | -    | -    | ns    |
| SG                 | Pulse overlap time     | Tovrh      | 25            | 50   | -                | 500  | 1000 | -    | ns    |
|                    | Duty ratio*14          | -          | 40            | 50   | 60               | 40   | 50   | 60   | %     |
| RG                 | Pulse width            | Tpwr       | 5             | 50   | -                | 100  | 1000 | -    | ns    |
|                    | Rise and fall times    | Tprr, Tpfr | 5             | -    | -                | 5    | -    | -    | ns    |
| TG-P1H             | Overlap time           | Tovr       | 1             | 2    | -                | 1    | 2    | -    | us    |


<sup>\*14:</sup> Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.

# S11071/S10420-01 series

## - Dimensional outline (unit: mm)







|  | Tvr     | oe no.     | Photosensitive area |           |  |  |
|--|---------|------------|---------------------|-----------|--|--|
|  | 1 9 1   | De 110.    | Α                   | В         |  |  |
|  |         | -1004(-01) | 14.336 (H)          | 0.224 (V) |  |  |
|  | S11071/ | -1006(-01) | 14.336 (H)          | 0.896 (V) |  |  |
|  | S10420  | -1104(-01) | 28.672 (H)          | 0.224 (V) |  |  |
|  |         | -1106(-01) | 28.672 (H)          | 0.896 (V) |  |  |

KMPDA0223EE

### S11071/S10420-01 series

### **Pin connections**

16

17

18

19

20

21

22

23

24

ISV

SS

RD

IG2V

IG1V

P2V

P1V

TG

RG

|         |        | S11071 series                        |                             |
|---------|--------|--------------------------------------|-----------------------------|
| Pin no. | Symbol | Function                             | Remark (standard operation) |
| 1       | OS     | Output transistor source             | RL=2.2 kΩ                   |
| 2       | OD     | Output transistor drain              | +15 V                       |
| 3       | OG     | Output gate                          | +5 V                        |
| 4       | SG     | Summing gate                         | Same pulse as P4H           |
| 5       | Vret   | Output amplifier return              | +1 V                        |
| 6       | RD     | Reset drain                          | +15 V                       |
| 7       | P4H    | CCD horizontal register clock-4      |                             |
| 8       | P3H    | CCD horizontal register clock-3      |                             |
| 9       | P2H    | CCD horizontal register clock-2      |                             |
| 10      | P1H    | CCD horizontal register clock-1      |                             |
| 11      | IG2H   | Test point (horizontal input gate-2) | -8 V                        |
| 12      | IG1H   | Test point (horizontal input gate-1) | -8 V                        |
| 13      | OFG    | Over flow gate                       | +13 V                       |
| 14      | OFD    | Over flow drain                      | +12 V                       |
| 15      | ISH    | Test point (horizontal input source) | Connect to RD               |
| 16      | ISV    | Test point (vertical input source)   | Connect to RD               |
| 17      | SS     | Substrate                            | GND                         |
| 18      | RD     | Reset drain                          | +15 V                       |
| 19      | IG2V   | Test point (vertical input gate-2)   | -8 V                        |
| 20      | IG1V   | Test point (vertical input gate-1)   | -8 V                        |
| 21      | P2V    | CCD vertical register clock-2        |                             |
| 22      | P1V    | CCD vertical register clock-1        |                             |
| 23      | TG     | Transfer gate                        | Same pulse as P2V           |
| 24      | RG     | Reset gate                           |                             |

| Symbol | Function  | Remark (standard operation)  |
|--------|---|--|
| OS     | Output transistor source                            | RL=100 kΩ  |
| OD     | Output transistor drain                             | +24 V  |
| OG     | Output gate   | +5 V   |
| SG     | Summing gate  | Same pulse as P4H  |
| SS     | Substrate   | GND  |
| RD     | Reset drain   | +12 V  |
| P4H    | CCD horizontal register clock-4                     |  |
| P3H    | CCD horizontal register clock-3                     |  |
| P2H    | CCD horizontal register clock-2                     |  |
| P1H    | CCD horizontal register clock-1                     |  |
| IG2H   | Test point (horizontal input gate-2)                | -8 V   |
| IG1H   | Test point (horizontal input gate-1)                | -8 V   |
| OFG    | Over flow gate                                      | +12 V  |
| OFD    | Over flow drain                                     | +12 V  |
| ISH    | Test point (horizontal input source)                | Connect to RD  |
|        | OS OD OG SG SS RD P4H P3H P2H P1H IG2H IG1H OFG OFD | OS Output transistor source OD Output transistor drain OG Output gate SG Summing gate SS Substrate RD Reset drain P4H CCD horizontal register clock-4 P3H CCD horizontal register clock-3 P2H CCD horizontal register clock-2 P1H CCD horizontal register clock-1 IG2H Test point (horizontal input gate-2) IG1H Test point (horizontal input gate-1) OFG Over flow gate OFD Over flow drain |

Test point (vertical input source)

Test point (vertical input gate-2)

Test point (vertical input gate-1)

CCD vertical register clock-2

CCD vertical register clock-1

Substrate

Reset drain

Transfer gate

Reset gate

S10420-01 series



Connect to RD

Same pulse as P2V

GND

-8 V

-8 V

+12 V

### Precautions (electrostatic countermeasures)

- Handle these sensors with bare hands or wearing cotton gloves. In addition, wear anti-static clothing or use a wrist band with an earth ring, in order to prevent electrostatic damage due to electrical charges from friction.
- · Avoid directly placing these sensors on a work-desk or work-bench that may carry an electrostatic charge.
- · Provide ground lines or ground connection with the work-floor, work-desk and work-bench to allow static electricity to discharge.
- Ground the tools used to handle these sensors, such as tweezers and soldering irons.

It is not always necessary to provide all the electrostatic measures stated above. Implement these measures according to the amount of damage that occurs.

### Related information

www.hamamatsu.com/sp/ssd/doc\_en.html

- Precautions
  - · Disclaimer
  - · Image sensors
- Technical information
  - $\cdot$  FFT-CCD area image sensor/Technical information

### Driver circuits for CCD image sensor (S10420-01/S11071 series) C11287/C11288 [sold separately]

The C11287, C11288 are driver circuits designed for HAMAMATSU CCD image sensors S10420-01/S11071 series. The C11287, C11288 can be used in spectrometers, etc. when combined with the CCD image sensor.

#### Features

- **■** Built-in 14-bit A/D converter
- **■** Interface to computer: USB 2.0
- Power supply: USB bus power operation (C11287) DC+5 V operation (C11288)



C11287



C11288



Information described in this material is current as of September 2016.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.

# AMAMATSU

www.hamamatsu.com

HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81) 53-434-3311, Fax: (81) 53-434-5184 U.S.A.: Hamamatsu Corporation: 360 Foothill Road, Bridgewater, N.J. 08807, U.S.A., Telephone: (1) 908-231-0960, Fax: (1) 908-231-1218

U.S.A., Harianiasus Corporation: Soor routin Road, Bridgewater, N.J. 1880/, U.S.A., Telephone: (1) 906-231-1990, PaX: (1) 906-231-1218
Germany: Harianiasus Photonics Deutschland GmbH: Arzbergerstr. 10, D-82211 Herrschier, Germany, Telephone: (49) 8152-375-0, Fax: (49) 8152-265-8
France: Hamamatsu Photonics France S.A.R.L.: 19, Rue du Saule Trapu, Parc du Moulin de Massy, 91882 Massy Cedex, France, Telephone: 33-(1) 69 53 71 00, Fax: 33-(1) 69 53 71 10
United Kingdom: Hamamatsu Photonics UK Limited: 2 Howard Court, 10 Tewin Road, Welwyn Garden City, Hertfordshire AL7 1BW, United Kingdom, Telephone: (44) 1707-294888, Fax: (44) 1707-325777
North Europe: Hamamatsu Photonics Norden AB: Torshamnsgatan 35 16440 Kista, Sweden, Telephone: (46) 8-509-031-00, Fax: (46) 8-509-031-01
Italy: Hamamatsu Photonics Italia S.r.L: Strada della Moia, 1 int. 6, 20020 Arese (Milano), Italy, Telephone: (39) 02-93581733, Fax: (39) 02-93581741
China: Hamamatsu Photonics (China) Co., Ltd.: B1201, Jiaming Center, No.27 Dongsanhuan Beilu, Chaoyang District, Beijing 100020, China, Telephone: (86) 10-6586-6006, Fax: (86) 10-6586-2866