

CCD area image sensor

S12101

High sensitivity in UV region, anti-blooming function included

The S12101 CCD area image sensor has a back-thinned structure that enables a high sensitivity in the UV to visible region as well as a wide dynamic range, low dark current, and an anti-blooming function.

Features

- ➡ High sensitivity in UV region
- → One-stage TE-cooled type
- Low dark current
- Anti-blooming function included
- Selectable readout port to match your application tap A: low noise amplifier (1 MHz max.) tap B: high-speed amplifier (30 MHz max.)
- Number of effective pixels: 2048 × 2048

Applications

- **ICP spectrophotometry**
- **■** Scientific measuring instrument
- **UV** imaging

Structure

Parameter		Specification		
Image size (H × V)		24.576 × 24.576 mm		
Pixel size $(H \times V)$		12 × 12 μm		
Number of total pixels (H × V)		2080 × 2056		
Number of effective pixels (H × V)		2048 × 2048		
Vertical clock phase		2 phases		
Horizontal clock pl	nase	2 phases		
Output circuit	Тар А	One-stage MOSFET source follower		
Output circuit	Тар В	Three-stage MOSFET source follower		
Package		40-pin ceramic DIP		
Window		Quartz		
Cooling		One-stage TE-cooled		

→ Absolute maximum ratings (Ta=25 °C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Operating temperature*1 *2	Topr	-50	-	+50	°C
Storage temperature*2	Tstg	-50	-	+70	°C
Output transistor drain valtage	VODA	-0.5	-	+30	V
Output transistor drain voltage	VODB	-0.5	-	+25	v
Reset drain voltage	VRDA, VRDB	-0.5	-	+18	V
Output amplifier return voltage	Vret	-0.5	-	+18	V
Overflow drain voltage	Vofd	-0.5	-	+18	V
Dump drain voltage	VDD	-0.5	-	+18	V
Vertical input source voltage	VISV	-0.5	-	+18	V
Overflow gate voltage	Vofg	-15	-	+15	V
Dump gate voltage	VDG	-15	-	+15	V
Vertical input gate voltage	VIGV	-15	-	+15	V
Summing gate voltage	VSGA, VSGB	-15	-	+15	V
Output gate voltage	Voga, Vogb	-15	-	+15	V
Reset gate voltage	VRGA, VRGB	-15	-	+15	V
Transfer gate voltage	VTG	-15	-	+15	V
Vertical shift register clock voltage	VP1V, VP2V	-15	-	+15	V
Horizontal shift register clock voltage	VP1H, VP2H VP3H, VP4H	-15	-	+15	V
Maximum current of built-in TE-cooler*3	Imax	-	-	4.0	Α
Maximum voltage of built-in TE-cooler	Vmax	-	-	3.4	V

^{*1:} Chip temperature

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.

When there is a temperature difference between a product and the ambient in high humidity environment, dew condensation may occur on the product surface. Dew condensation on the product may cause a deterioration of characteristics and reliability.



^{*2:} No condensation

^{*3:} If the current greater than this value flows into the thermoelectric cooler, the heat absorption begins to decrease due to the Joule heat. It should be noted that this value is not the damage threshold value. To protect the thermoelectric cooler and maintain stable operation, the supply current should be less than 60% of this maximum current.

→ Operating conditions (Ta=25 °C)

Paramete	er		Symbol	Min.	Тур.	Max.	Unit	
Output transistor drain v	(altage		Voda	23	24	25	V	
Output transistor drain voltage			Vodb	11	13	15] V	
Reset drain voltage			VRDA, VRDB	13	14	15	V	
Output amplifier return v	voltage*4		Vret	-	1	2	V	
Overflow drain voltage			Vofd	5	6.5	8	V	
Dump drain voltage			VDD	11	14	17	V	
Test point Ver	tical input	source	VISV	-	VrD	-	V	
Test point Ver	tical input	gate	VIGV	-10	-9	-8	V	
Overflow gate voltage			Vofg	-12	-10	-8	V	
Dump gate voltage			VDG	-10	-9	-8	V	
Commission and a valence		High	VSGAH, VSGBH	-	0	4	V	
Summing gate voltage		Low	VSGAL, VSGBL	-10	-9	-8]	
Output gate voltage			VOGA, VOGB	-	0	4	V	
Reset gate voltage		High	VRGAH, VRGBH	4	5	6	V	
Reset gate voltage		Low	VRGAL, VRGBL	-9	0	-	V	
Transfer gate voltage		High	VTGH	7	8	9	V	
ITalisiei gate voltage		Low	VTGL	-10	-9	-8	V	
Vertical shift register cloc	ck voltago	High	VP1VH, VP2VH	7	8	9	\ \ \	
vertical stillt register cloc	ck voitage	Low	VP1VL, VP2VL	-10	-9	-8	V	
Horizontal shift register clock		High	VР1НН, VР2НН VР3НН, VР4НН	-	0	4	V	
voltage		Low	VP1HL, VP2HL VP3HL, VP4HL	-10	-9	-8	v	
Substrate voltage			Vss	-	0	-	V	
External load resistance			RLA	8	10	24	kΩ	
LACEITIAI IOAU TESISCATICE			RLB	2.0	2.2	2.4	KZZ	

^{*4:} Output amplifier return voltage is a positive voltage with respect to Substrate voltage, but the current flows in the direction of flow out of the sensor.

■ Electrical characteristics (Ta=25 °C, unless otherwise noted, operating condition: Typ.)

Paramete	Parameter		Min.	Тур.	Max.	Unit
Signal output frequency*5	Тар А	fca	-	0.1	1	MHz
Signal output frequency	Тар В	fcb	-	15	30	MINZ
Vertical shift register capacita	nce	CP1V, CP2V	-	18500	-	pF
Horizontal shift register capacitance		СР1H, СР2H СР3H, СР4H		160	-	pF
Summing gate capacitance		CSGA, CSGB	-	15	-	pF
Reset gate capacitance		CRGA, CRGB	-	15	-	pF
Transfer gate capacitance	Transfer gate capacitance		-	160	-	pF
Charge transfer efficiency*6	Charge transfer efficiency*6		0.99995	0.99999	-	-
DC output level*5	Тар А	Vout	-	16	-	V
DC output level	Тар В	Vout	-	8	-	\ \ \
Output impedance*5	Tap A	Zo	-	3750	-	Ω
Output impedance	Тар В	20	-	170	-	22
Output MOSFET supply	Тар А	Ido	-	2	3	mA
current/node*5	Тар В	100	-	6	9	IIIA
Power consumption*5 *7	Тар А	P	-	50	75	mW
- Fower consumption -	Тар В	r	-	80	135	11100

^{*5:} Tap A: Voda=24 V, Rla=10 kW, Tap B: Vodb=13 V, Rlb=2.2 k Ω



^{*6:} Charge transfer efficiency per pixel, measured at half of the full well capacity

^{*7:} Power consumption of the on-chip amplifier plus load resistance


■ Electrical and optical characteristics (Ta=25 °C, unless otherwise noted, operating condition: Typ.)

Parameter			Symbol	Min.	Тур.	Max.	Unit	
Saturation output voltage			Vsat	-	Fw × Sv	-	V	
Full well capacity			Fw	60	80	-	ke-	
CCD made consists six	Tap A		Sv	7	8	9	//	
CCD node sensitivit	y T	ар В) SV	9	10.5	12	μV/e⁻	
Dark current*9	Т	d=25 °C	DC	-	40	400	o-/nivol/c	
Dark current*9	T	d=0 °C	DS	-	3	30	e ⁻ /pixel/s	
Readout noise*8 *10	Т	ap A	Nr	-	5	8	e rms	
Reduout Hoise * 19	T	ар В	INI	-	35	55	e iiis	
Dynamic range*10 *11		ap A	DR	7500	16000	-	-	
Dynamic range	Ī	ар В	DK	1090	2285	-	-	
Photoresponse non	uniformity*12		PRNU	-	±3	±10	%	
Spectral response r	ange		λ	-	165 to 1100	-	nm	
Anti-blooming	Anti-blooming		AB	Fw × 100	-	-	-	
	Doint defect	White spots		-	-	3	-	
Blemish	Point defect*13 Black spots			-	-	10	-	
	Cluster defect*14		_	-	-	3	-	
	Column defe	ct* ¹⁵		-	-	0	-	

^{*8:} Tap A: Voda=24 V, Rla=10 k Ω , Tap B: Vodb=13 V, Rlb=2.2 k Ω

Photoresponse nonuniformity =
$$\frac{\text{Fixed pattern noise (peak to peak)}}{\text{Signal}} \times 100 \text{ [\%]}$$

Spectral response (without window)*16



*16: Spectral response is decreased according to the spectral transmittance characteristics of window material.

^{*9:} Dark current is reduced to half for every 5 to 7 °C decrease in temperature.

^{*10:} Tap A: Signal output frequency=100 kHz, Element temperature=-20 °C, Tap B: Signal output frequency=15 MHz

^{*11:} Dynamic range=Full well capacity/Readout noise


^{*12:} Measured at one-half of the saturation output (full well capacity), using LED light (peak emission wavelength: 660 nm)

^{*13:} White spots=Pixels whose dark current is higher than 1 ke⁻ after one-second integration at 0 °C Black spots=Pixels whose sensitivity is lower than one-half of the average pixel output (measured with uniform light producing one-half of the saturation charge)


^{*14: 2} to 9 contiguous defective pixels

^{*15: 10} or more contiguous defective pixels

Spectral transmittance characteristics of window material




- Dark current vs. temperature



KMPDB0477EA

Device structure (conceptual drawing of top view)




Note: When viewed from the direction of the incident light, the horizontal shift register is covered with a thick silicon layer (dead layer). However, long-wavelength light passes through the silicon dead layer and may possibly be detected by the horizontal shift register. To prevent this, provide light shield on that area as needed.



- Timing chart

Area scanning (Tap A: low speed)




KMPDC0606EA

Para	Parameter		Min.	Тур.	Max.	Unit
P1V, P2V, TG* ¹⁷	Pulse width	Tpwv	20	30	-	μs
P1V, P2V, 1G	Rise and fall times	Tprv, Tpfv	1	-	-	μs
	Pulse width	Tpwh	500	5000	-	ns
P1H, P2H, P3H, P4H* ¹⁷	Rise and fall times	Tprh, Tpfh	10	-	-	ns
	Duty ratio	-	40	50	60	%
	Pulse width	Tpws	500	5000	-	ns
SGA	Rise and fall times	Tprs, Tpfs	10	-	-	ns
	Duty ratio	-	40	50	60	%
RGA	Pulse width	Tpwr	10	500	-	ns
KGA	Rise and fall times	Tprr, Tpfr	5	-	-	ns
TG – P1H, P2H	Overlan time	Tovr1	10	-	-	μs
IG – PIH, PZH	Overlap time	Tovr2	3	-	-	μs

^{*17:} Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.


Area scanning (Tap B: high speed)




Par	Parameter		Min.	Тур.	Max.	Unit
P1V, P2V, TG*18	Pulse width	Tpwv	20	30	-	μs
P1V, P2V, 1G 10	Rise and fall times	Tprv, Tpfv	1	-	-	μs
	Pulse width	Tpwh	16.7	33.4	-	ns
P1H, P2H, P3H, P4H*18	Rise and fall times	Tprh, Tpfh	5	-	-	ns
	Duty ratio	-	40	50	60	%
	Pulse width	Tpws	16.7	33.4	-	ns
SGB	Rise and fall times	Tprs, Tpfs	5	-	-	ns
	Duty ratio	-	40	50	60	%
RGB	Pulse width	Tpwr	8	16	-	ns
KGD	Rise and fall times	Tprr, Tpfr	1	-	-	ns
TC 01U 04U	Overlan time	Tovr1	10	-	-	μs
TG – P1H, P4H	Overlap time	Tovr2	3	-	-	μs

 $^{^{\}star}18$: Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.

Dimensional outline (unit: mm)





- *1: Never push the aluminum frame when inserting the sensor into the printed circuit board or the like. Pressing the aluminum frame may cause the window material to peel off and air tightness to be compromised. When inserting the sensor, hold its sides. The sensor can also be inserted by pushing the screw fixing parts at the ends of the package, but do not push with excessive force as they may break.
- *2: There is a deflection in the photosensitive area [PV (peak to valley) value: approx. 150 to 260 μ m].
- *3: Window thickness

KMPDA0351EA

₽ Pin connections

Pin no.	Symbol	Function	Remark (standard operation)
1	SS	Substrate	0 V
2	OSA	Output transistor source-A	RL=10 kΩ
3	RDA	Reset drain-A	+14 V
4	ODA	Output transistor drain-A	+24 V
5	OGA	Output gate-A	0 V
6	DD	Dump drain	+14 V
7	RGA	Reset gate-A	+5/0 V
8	SGA	Summing gate-A	0/-9 V
9	P4H	Horizontal shift register clock-4	0/-9 V
10	P3H	Horizontal shift register clock-3	0/-9 V
11	P2H	Horizontal shift register clock-2	0/-9 V
12	P1H	Horizontal shift register clock-1	0/-9 V
13	SGB	Summing gate-B	0/-9 V
14	RGB	Reset gate-B	+5/0 V
15	DG	Dump gate	-9 V
16	OGB	Output gate-B	0 V
17	ODB	Output transistor drain-B	+13 V
18	RDB	Reset drain-B	+14 V
19	OSB	Output transistor source-B	RL=2.2 kΩ
20	Vret	Output amplifier return voltage	+1 V
21	P-	TE-cooler (-)	*19
22	P-	TE-cooler (-)	*19
23	TG	Transfer gate	+8 V/-9 V
24	P2V	Vertical shift register clock-2	+8 V/-9 V
25	P1V	Vertical shift register clock-1	+8 V/-9 V
26	NC	No connection	
27	NC	No connection	
28	IGV	Test point (vertical input gate)	-9 V
29	ISV	Test point (vertical input source)	Connect to RD
30	TH	Thermistor	
31	TH	Thermistor	
32	OFD	Overflow drain	+6.5 V
33	OFG	Overflow gate	-10 V
34	NC	No connection	
35	NC	No connection	
36	NC	No connection	
37	NC	No connection	
38	SS	Substrate	0 V
39	P+	TE-cooler (+)	*19
40	P+	TE-cooler (+)	*19

^{*19:} Short pin no. 21 and 22 as large current flows through them. Likewise, short pin no. 39 and 40.

Specifications of built-in TE-cooler (Typ. vacuum condition)


Parameter	Symbol	Condition	Specification	Unit
Internal resistance	Rint	Ta=25 °C	0.65 ± 0.13	Ω
Maximum heat absorption of built-in TE-cooler*20 *21	Qmax		9.9	W

^{*20:} This is a theoretical heat absorption level that offsets the temperature difference in the thermoelectric cooler when the maximum current is supplied to the sensor.

*21: Heat absorption at Tc=Th

Tc: Temperature on the cooling side of TE-cooler

Th: Temperature on the heat dissipating side of TE-cooler.



The temperature of the heat radiation side must be set to 30 °C or lower to make the cooling area 0 °C when using Tap A (low speed). As a guideline, use a heatsink whose thermal resistance is 1 °C/W or lower.

Specifications of built-in temperature sensor

A thermistor chip is built in the same package with a CCD chip, and the CCD chip temperature can be monitored with it. A relation between the thermistor resistance and absolute temperature is expressed by the following equation.


 $RT1 = RT2 \times exp BT1/T2 (1/T1 - 1/T2)$

RT1: Resistance at absolute temperature T1 [K] RT2: Resistance at absolute temperature T2 [K]

BT1/T2: B constant [K]

The characteristics of the thermistor used are as follows.

R298=10 kΩ B298/323=3450 K



KMPDB0111JB



CCD area image sensor

S12101

Precautions (electrostatic countermeasures)

- · Handle these sensors with bare hands or wearing cotton gloves. In addition, wear anti-static clothing or use a wrist band with an earth ring, in order to prevent electrostatic damage due to electrical charges from friction.
- · Avoid directly placing these sensors on a work-desk or work-bench that may carry an electrostatic charge.
- · Provide ground lines or ground connection with the work-floor, work-desk and work-bench to allow static electricity to discharge.
- · Ground the tools used to handle these sensors, such as tweezers and soldering irons.

It is not always necessary to provide all the electrostatic measures stated above. Implement these measures according to the amount of damage that occurs.

Element cooling/heating temperature incline rate

When cooling the CCD by an externally attached cooler, set the cooler operation so that the temperature gradient (rate of temperature change) for cooling or allowing the CCD to warm back is less than 5 K/minute.

Related information

www.hamamatsu.com/sp/ssd/doc_en.html

- Precautions
- Disclaimer
- · Image sensors

Information described in this material is current as of September 2016.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.

amamatsu

www.hamamatsu.com

HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81) 53-434-3311, Fax: (81) 53-434-5184

U.S.A.: Hamamatsu Corporation: 360 Foothill Road, Bridgewater, N.J. 08807, U.S.A., Telephone: (1) 908-231-0960, Fax: (1) 908-231-1218

Germany: Hamamatsu Photonics Deutschland GmbH: Arzbergerstr. 10, D-82211 Herrsching am Ammersee, Germany, Telephone: (49) 8152-375-0, Fax: (49) 8152-265-8

France: Hamamatsu Photonics France S.A.R.L.: 19, Rue du Saule Trapu, Parc du Moulin de Massy, 19182 Massy Cedex, France, Telephone: 33-(1) 69 53 71 00, Fax: 33-(1) 69 53 71 10

United Kingdom: Hamamatsu Photonics IX Limited: 2 Howard Court, 10 Tewin Road, Welvyn Garden City, Hertfordshire AL7 1BW, United Kingdom, Telephone: (44) 1707-294888, Fax: (44) 1707-325777

North Europe: Hamamatsu Photonics Norden AB: Torshamnsgatan 35 16440 Kista, Sweden, Telephone: (46) 8-509-031-00, Fax: (46) 8-509-031-01

Italy: Hamamatsu Photonics Italia S.r.l.: Strada della Moia, 1 int. 6, 20020 Arese (Milano), Italy, Telephone: (39) 02-93581733, Fax: (39) 02-93581741
China: Hamamatsu Photonics (China) Co., Ltd.: B1201, Jiaming Center, No.27 Dongsanhuan Beilu, Chaoyang District, Beijing 100020, China, Telephone: (86) 10-6586-6006, Fax: (86) 10-6586-2866